


Lecture 22: CS

Thursday, September 03, 2009
8:34 AM


Sequential-Logic-Circuit Design Technique

We will focus on synchronous design.

All FFs are clocked by the same CLK signal.



Current State $Q_1 Q_0$	Next State $Q_1 Q_0$
0 0	0 1
0 1	1 0
1 0	0 0
1 1	




Let's try to work on the same problem as last time



However, we will add "CTEN" input.

New state diagram



D-FF version

Recall: without the CTEN

$$D_1 = \bar{Q}_1 \bar{Q}_0$$

$$D_0 = Q_1$$

We know that when CTEN = 1

$$D_1 =$$

$$D_0 =$$

same.

When CTEN = 0

$$D_1 = Q_1$$

$$D_0 = Q_0$$

Combine the two cases:

$$D_1 = CTEN \cdot \bar{Q}_1 \bar{Q}_0 + \overline{CTEN} \cdot Q_1$$

$$D_0 = CTEN \cdot Q_1 + \overline{CTEN} \cdot Q_0$$

J-K FF version

When CTEN

$$J_1 = \bar{Q}_1$$

$$K_1 = 1$$

$$J_0 = Q_1$$

$$K_0 = 1$$

Combine version

$$J_1 = CTEN$$

$$K_1 = CTEN$$

$$J_0 = CTEN$$

$$K_0 = CTEN$$

= 1

When CTEN = 0

$$J_1 = 0$$

$$K_1 = 0$$

$$J_0 = 0$$

$$K_0 = 0$$

on

$$Q_0 + \overline{CTEN} \cdot 0$$

Q₁